img Leseprobe Sample

Design for Testability, Debug and Reliability

Next Generation Measures Using Formal Techniques

Sebastian Huhn, Rolf Drechsler

PDF
ca. 106,99
Amazon iTunes Thalia.de Weltbild.de Hugendubel Bücher.de ebook.de kobo Osiander Google Books Barnes&Noble bol.com Legimi yourbook.shop Kulturkaufhaus ebooks-center.de
* Affiliate Links
Hint: Affiliate Links
Links on findyourbook.com are so-called affiliate links. If you click on such an affiliate link and buy via this link, findyourbook.com receives a commission from the respective online shop or provider. For you, the price doesn't change.

Springer International Publishing img Link Publisher

Naturwissenschaften, Medizin, Informatik, Technik / Elektronik, Elektrotechnik, Nachrichtentechnik

Description

This book introduces several novel approaches to pave the way for the next generation of integrated circuits, which can be successfully and reliably integrated, even in safety-critical applications. The authors describe new measures to address the rising challenges in the field of design for testability, debug, and reliability, as strictly required for state-of-the-art circuit designs. In particular, this book combines formal techniques, such as the Satisfiability (SAT) problem and the Bounded Model Checking (BMC), to address the arising challenges concerning the increase in test data volume, as well as test application time and the required reliability. All methods are discussed in detail and evaluated extensively, while considering industry-relevant benchmark candidates. All measures have been integrated into a common framework, which implements standardized software/hardware interfaces.

More E-books At The Same Price
Cover Control and Information Sciences
Samavedham Lakshminarayanan

customer reviews

Keywords

SoC Testing, Testable Design, Testability, debug, and reliability, Digital System Test, Circuit Design for Reliability